Senior FPGA Designer

Hardware EngineerHardware EngineerFull TimeRemote

Location

United States

Posted

6 days ago

Salary

$160K - $220K / year

FPGAVHDLVerilogSystem VerilogVivadoXilinxAMDStatic Timing AnalysisSynthesisPlace AND RouteAXIAXI SPcieEthernetSPII2CRISC VHBMDDRDigital DesignClock Domain CrossingSignal Integrity

Job Description

Senior FPGA Design Engineer

Who we are:

We are a stealth-mode startup building foundational technology to address performance, scalability, and resiliency challenges in large-scale AI data center clusters. We are backed by top-tier VC firms and notable angel investors.

The company is led by experienced builders and operators who have founded companies, taken them to scale, and exited successfully. We work with a strong sense of unity and shared responsibility, and we expect trust, integrity, and respect in how we collaborate and make decisions. We hold ourselves accountable to one another and to the quality of the work we deliver.

Headquartered in Silicon Valley, we operate across a mix of remote and on-site locations in the U.S. and Canada. We aim to create an environment where people are treated fairly, supported in their growth, and are empowered to do meaningful work alongside others who take the craft seriously.

What we need:

A Senior FPGA Design Engineer to design, develop, verify, and integrate complex digital logic systems on high-performance FPGA platforms. This role focuses on AMD/Xilinx architectures including Virtex and Versal, and spans the full FPGA development lifecycle from architecture through lab bring-up and deployment.

Key Responsibilities:

- Translate high-level system requirements into FPGA architectural and micro-architectural specifications

- Develop robust, clean, and maintainable RTL code using VHDL, Verilog, and SystemVerilog

- Create and utilize simulation testbenches using tools such as XCelium and Vivado to verify functionality and performance

- Perform synthesis, place-and-route, and static timing analysis using Xilinx tools (Vivado, ISE)

- Optimize designs for performance, power, and area (PPA)

- Bring up FPGAs on custom PCBs and debug using oscilloscopes, logic analyzers, and on-chip debugging tools (Vivado Logic Analyzer)

- Develop scripts to update and download FPGA clusters in live server environments

- Collaborate with hardware, software, systems, and verification engineers to ensure system integration and validation

- Create and maintain design specifications, test plans, and test results documentation

- Build and maintain FPGA software environments using Vitis, including toolchains, reference drivers, and processor core environments

Required Skills and Qualifications:

- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field

- Proficiency with AMD/Xilinx FPGA platforms

- Proficiency with Vivado, Vitis, and ISE development environments

- Strong understanding of digital design principles, high-speed digital design, signal integrity, and clock domain crossing (CDC)

- Experience with PCIe, Ethernet (10G/40G/100G), AXI, AXI-S, SPI, and I2C

- Experience instantiating soft CPU cores such as RISC-V and using hard cores in SoC FPGAs

- Experience integrating external memory including HBM and DDR

Desired Skills:

- Familiarity with C, C++, and Python for test scripting or embedded processor integration

- Experience using version control systems such as Git or Perforce

Compensation:

Target base salary for this role is $160,000 – $220,000 per year, plus meaningful equity, benefits, and 401(k). Salary ranges are determined by role, experience, and location.

#LI-EW1

Related Categories

Related Job Pages

More Hardware Engineer Jobs

Hardware Engineer6 days ago
Full TimeRemote

The ASIC Architect will lead the creation of Architectural Design Specifications and Micro-architecture Specifications for complex ASICs, while developing high-level performance models to analyze workload behaviors and validate assumptions. They will also define high-speed interconnect fabric, memory subsystems, and IO protocols for advanced AI accelerators and datacenter computing workloads.

ASIC architectureSystemVerilogVerilogC++SystemCCPU architectureGPU architecturePCIeDDR4/5HBMCXLSynopsys Design CompilerCadence GenusEDA toolsSystemC/TLMPythonCUCIememory subsystemsinterconnect fabricRTL designphysical designfirmwarepower managementDVFSclock gating
United States
$160K - $220K / year
Full TimeRemoteTeam 51-200

The Principal ASIC Design Verification Engineer will be responsible for developing and executing verification plans for various levels of silicon designs, building SystemVerilog/UVM test benches, and driving constrained-random and directed testing strategies. This role involves triaging simulation failures, ensuring coverage closure, managing regression testing, and supporting post-silicon validation.

SystemVerilogUVMASIC verificationRTL designDFTPythonPerlTCLVCSXceliumQuestaVerdiSimVisionGitCI/CDAPBAHBAXICC++
United States
$190K - $285K / year
Full TimeRemoteTeam 51-200

The engineer will develop and execute verification plans for block, subsystem, and full-chip environments, building SystemVerilog/UVM test benches, assertions, and coverage models. Responsibilities also include driving testing strategies, running simulations, triaging failures, and ensuring coverage closure for sign-off.

ASIC verificationSystemVerilogUVMSVAfunctional coveragecode coverageVCSXceliumQuestaVerdiSimVisionPythonPerlTCLGitconstrained-random testingregression managementsimulationdebug
United States
$130K - $200K / year
Full TimeRemoteTeam 51-200

The role involves developing and executing verification plans for various levels of silicon designs, building SystemVerilog/UVM test benches, and driving constrained-random testing strategies to validate functionality and corner cases. Responsibilities also include running simulations, triaging failures, managing regression testing, and participating in design reviews to influence design-for-verification best practices.

ASICSystemVerilogUVMSimulationRTLFormal VerificationFunctional CoverageCode CoverageSystemVerilog AssertionsConstrained-Random TestingRegression TestingCI/CDVersion ControlPythonTCLPerlWaveform DebugVerdiSimVisionVCSXceliumQuestaAPBAHBAXI
United States
$170K - $250K / year